Compiling quantum circuits to realistic hardware architectures using temporal planners
Compiling quantum circuits to realistic hardware architectures using temporal planners
To run quantum algorithms on emerging gate-model quantum hardware, quantum circuits must be compiled to take into account constraints on the hardware. For near-term hardware, with only limited means to mitigate decoherence, it is critical to minimize the duration of the circuit. We investigate the application of temporal planners to …