Prefer a chat interface with context about you and your work?
Interface Trap Density Metrology of State-of-the-Art Undoped Si n-FinFETs
The presence of interface states at the MOS interface is a well-known cause of device degradation. This is particularly true for ultrascaled FinFET geometries where the presence of a few traps can strongly influence the device behavior. Typical methods for interface trap density (D_it) measurements are not performed on ultimate …