Multi-dimensional intra-tile parallelization for memory-starved stencil computations

Tareq B. Malas, Georg Hager, Hatem Ltaief, David E. Keyes

Type: Preprint

Publication Date: 2015-01-01

Citations: 2

DOI: https://doi.org/10.48550/arxiv.1510.04995

View Publication

Locations

arXiv (Cornell University) - View - PDF
King Abdullah University of Science and Technology Repository (King Abdullah University of Science and Technology) - View - PDF
DataCite API - View

Similar Works

Action	Title	Year	Authors
+	Multi-dimensional intra-tile parallelization for memory-starved stencil computations	2015	Tareq B. Malas Georg Hager Hatem Ltaief David E. Keyes
+ PDF Chat	Multidimensional Intratile Parallelization for Memory-Starved Stencil Computations	2017	Tareq M. Malas Georg Hager Hatem Ltaief David E. Keyes
+ PDF Chat	Efficient multicore-aware parallelization strategies for iterative stencil computations	2011	Jan Treibig Gerhard Wellein Georg Hager
+ PDF Chat	Stencil Computations on AMD and Nvidia Graphics Processors: Performance and Tuning Strategies	2024	Johannes Pekkilä Oskar Lappi Fredrik Robertsén M. J. Korpi
+	Casper: Accelerating Stencil Computation using Near-cache Processing	2021	Alain Denzler Rahul Bera Nastaran Hajinazar Gagandeep Singh Geraldo F. Oliveira Juan Gómez-Luna Onur Mutlu
+	A Synergy between On- and Off-Chip Data Reuse for GPU-based Out-of-Core Stencil Computation	2023	Jingcheng Shen Linbo Long Jun Zhang Weiqi Shen Masao Okita Fumihiko Ino
+ PDF Chat	High-Level FPGA Accelerator Design for Structured-Mesh-Based Explicit Numerical Solvers	2021	Kamalavasan Kamalakkannan Gihan R. Mudalige István Z. Reguly Suhaib A. Fahmy
+	Beyond 16GB: Out-of-Core Stencil Computations	2017	István Z. Reguly Gihan R. Mudalige Michael B. Giles
+	Mapping Stencils on Coarse-grained Reconfigurable Spatial Architecture	2020	Jesmin Jahan Tithi Fabrizio Petrini Hongbo Rong Valentin Andrei Carl Ebeling
+ PDF Chat	Quantifying Performance Bottlenecks of Stencil Computations Using the Execution-Cache-Memory Model	2015	Holger Stengel Jan Treibig Georg Hager Gerhard Wellein
+	Towards Accelerating High-Order Stencils on Modern GPUs and Emerging Architectures with a Portable Framework	2023	Ryuichi Sai Jinfan Xu Mauricio Araya‐Polo John Mellor‐Crummey
+	Scalable communication for high-order stencil computations using CUDA-aware MPI	2022	Johannes Pekkilä Miikka S. Väisälä M. J. Käpylä M. Rheinhardt Oskar Lappi
+ PDF Chat	Collecting and Presenting Reproducible Intranode Stencil Performance: INSPECT	2019	Julian Hornich Julian Hammer Georg Hager Thomas Gruber Gerhard Wellein
+	Efficient Domain Partitioning for Stencil-based Parallel Operators	2018	Gaurav Saxena
+	High-Level FPGA Accelerator Design for Structured-Mesh-Based Explicit Numerical Solvers	2021	Kamalavasan Kamalakkannan Gihan R. Mudalige István Z. Reguly Suhaib A. Fahmy
+	High-Level FPGA Accelerator Design for Structured-Mesh-Based Explicit Numerical Solvers	2021	Kamalavasan Kamalakkannan Gihan R. Mudalige István Z. Reguly Suhaib A. Fahmy
+ PDF Chat	Performance Evaluation of a 3D-Stencil Library for Distributed Memory Array Accelerators	2014	Yoshikazu Inagaki Shinya Takamaeda-Yamazaki Jun Yao Yasuhiko Nakashima
+ PDF Chat	High-Performance High-Order Stencil Computation on FPGAs Using OpenCL	2018	Hamid Reza Zohouri Artur Podobas Satoshi Matsuoka
+ PDF Chat	Evaluation of Programming Models and Performance for Stencil Computation on Current GPU Architectures	2024	Baodi Shan Mauricio Araya‐Polo
+	Accelerating High-Order Stencils on GPUs	2020	Ryuichi Sai John Mellor‐Crummey Xiaozhu Meng Mauricio Araya‐Polo Jie Meng

Works That Cite This (1)

Action	Title	Year	Authors
+ PDF Chat	Quasi-matrix-free Hybrid Multigrid on Dynamically Adaptive Cartesian Grids	2018	Marion Weinzierl Tobias Weinzierl

Works Cited by This (0)

Action	Title	Year	Authors