High-Level Synthesis Case Study: Implementation of a Memcached Server

Kimon Karras, Michaela Blott, Kees Vissers

Type: Preprint

Publication Date: 2014-01-01

Citations: 6

DOI: https://doi.org/10.48550/arxiv.1408.5387

View Publication

Locations

arXiv (Cornell University) - View
DataCite API - View

Similar Works

Action	Title	Year	Authors
+	Using Vivado-HLS for Structural Design: a NoC Case Study	2017	Zhipeng Zhao James C. Hoe
+	High Level Synthesis with a Dataflow Architectural Template	2016	Shaoyi Cheng John Wawrzynek
+ PDF Chat	BRISC-V	2019	Sahan Bandara Alan Ehret Donato Kava Michel A. Kinsy
+ PDF Chat	Computational Tradeoffs in Image Synthesis: Diffusion, Masked-Token, and Next-Token Prediction	2024	Maciej Kilian Varun Japan Luke Zettlemoyer
+ PDF Chat	A Quantitative Analysis and Guidelines of Data Streaming Accelerator in Modern Intel Xeon Scalable Processors	2024	Reese Kuper Ipoom Jeong Yifan Yuan Ren Wang Narayan Ranganathan Nikhil Rao Jiayu Hu Sanjay Kumar Philip Lantz Nam Sung Kim
+ PDF Chat	Building the evryscope: Hardware design and performance	2019	J.K. Ratzloff N.M. Law O. Fors H.T. Corbett W.S. Howard D. del Ser J. Haislip
+ PDF Chat	MemPool: A Shared-L1 Memory Many-Core Cluster with a Low-Latency Interconnect	2021	Matheus Cavalcante Samuel Riedel Antonio Pullini Luca Benini
+ PDF Chat	CVA6 RISC-V Virtualization: Architecture, Microarchitecture, and Design Space Exploration	2023	Bruno Sá Luca Valente José Martins Davide Rossi Luca Benini Sandro Pinto
+	CVA6 RISC-V Virtualization: Architecture, Microarchitecture, and Design Space Exploration	2023	Bruno Costa Martins de Sá Luca Valente José Martins Davide Rossi Luca Benini Sandro Pinto
+	SLAP: A Split Latency Adaptive VLIW pipeline architecture which enables on-the-fly variable SIMD vector-length	2021	Ashish Shrivastava Alan Gatherer Tong Sun Sushma Wokhlu Alex Chandra
+	High-Level Synthesis for Packet-Processing Pipelines	2022	Xiangyu Gao Divya Raghunathan Ruijie Fang Tao Wang Xiaotong Zhu Anirudh Sivaraman Srinivas Narayana Aarti Gupta
+	Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism	2023	Mahyar Emami Sahand Kashani Keisuke Kamahori Mohammad Sepehr Pourghannad Ritik Raj James R. Larus
+	A DSP shared is a DSP earned: HLS Task-Level Multi-Pumping for High-Performance Low-Resource Designs	2023	Giovanni Brignone Mihai T. Lazarescu Luciano Lavagno
+ PDF Chat	A Comparative Study between HLS and HDL on SoC for Image Processing Applications	2020	Roberto Millón Emmanuel Frati Enzo Rucci
+ PDF Chat	SLAP: a Split Latency Adaptive VLIW Pipeline Architecture Which Enables on-The-Fly Variable SIMD Vector-Length	2021	Ashish Shrivastava Alan Gatherer Tong Sun Sushma Wokhlu Alex Chandra
+	Kugelblitz: Streamlining Reconfigurable Packet Processing Pipeline Design and Evaluation	2023	А. М. Агеев Antoine Kaufmann
+	Implementation and simulation of the Scalar Timing Model	2011	Maciej Komosiński Adam Kupś
+	CUDA-PIM: End-to-End Integration of Digital Processing-in-Memory from High-Level C++ to Microarchitectural Design	2023	Orian Leitersdorf Ronny Ronen Shahar Kvatinsky
+	LightningSim: Fast and Accurate Trace-Based Simulation for High-Level Synthesis	2023	Rishov Sarkar Cong Hao
+	Automatic multi-dimensional pipelining for high-level synthesis of dataflow accelerators	2023	Kingshuk Majumder Uday Bondhugula

Works That Cite This (0)

Action	Title	Year	Authors

Works Cited by This (0)

Action	Title	Year	Authors